siddharth17196/addersubtractor_verilog_fpga

codes in verilog for FPGA

verilog code for 4 bit adder subtractor

.xdc file is the constraints file for basys3 FPGA board.