A VHDL design implementation of the Half Adder on Xilinx Vivado - Digilent Zybo Z7 Board.
Primary LanguageTclBSD 2-Clause "Simplified" LicenseBSD-2-Clause