stneng/RISCV-CPU

A 5-stage pipeline RISCV CPU.

Verilog