/SingleCycleCPU-PipelineCPU

Single cycle CPU and pipeline CPU written in verilog.

Primary LanguageVHDL

Single Cycle CPU & Pipeline CPU

A single cycle CPU and a pipeline CPU written in verilog.