An implementation of SZ lossy compression in Vivado HLS for Xilinx FPGAs.
Primary LanguageCOtherNOASSERTION