tanneberger/tt09-dsp

Tiny Tapeout Verilog Project Template

• Read the documentation for project

This template is intended for projects written in the Chisel hardware construction language. To learn more about Chisel, visit the Chisel website or read the free Chisel book.

What is Tiny Tapeout?

Tiny Tapeout is an educational project that aims to make it easier and cheaper than ever to get your digital and analog designs manufactured on a real chip.

To learn more and get started, visit https://tinytapeout.com.

Chisel Projects

1. Add your Chisel files to the src folder and below according the sbt conventions.
2. Edit the info.yaml and update information about your project
3. Edit docs/info.md and add a description of your project.
4. Optionally, add a testbench to the test folder. See test/README.md for more information.

The GitHub action will automatically build the ASIC files using OpenLane.

Enable GitHub actions to build the results page

• Enabling GitHub Pages

Resources

• FAQ
• Digital design lessons
• Learn how semiconductors work
• Join the community
• Build your design locally

What next?

• Submit your design to the next shuttle.
• Edit this README and explain your design, how it works, and how to test it.
• Share your project on your social network of choice:
  • LinkedIn #tinytapeout @TinyTapeout
  • Mastodon #tinytapeout @matthewvenn
  • X (formerly Twitter) #tinytapeout @tinytapeout