A systolic array based matrix multiply unit simulator
Primary LanguageVerilog
No issues in this repository yet.