RISC-V implementation in HDL. supported ISA is RV32I. the core module is synthesizable for ice40. make sim creates a simulator for riscv-tests.