⚙️ Synthesize Verilog code into Scrap Mechanic logic gates
Primary LanguagePythonGNU General Public License v3.0GPL-3.0