An attempt to recreate the RP2040 PIO in an FPGA
Primary LanguageVerilogBSD 2-Clause "Simplified" LicenseBSD-2-Clause
No one’s star this repository yet.