Geeks
ultraembedded
/
core_dbg_bridge
UART -> AXI Bridge
Primary Language
Verilog
GNU Lesser General Public License v2.1
LGPL-2.1
core_dbg_bridge GitHub
Markdown
Readme
0
Issues
52
Stargazers
5
Watchers
Watchers
eemailme
jevinskie
Lafayette, Indiana
jhcloos
pvlage
ultraembedded
UK