/frac-clk-division

This module performs fractional division on an input clock using the dual-modulus prescaler method in Verilog.

Primary LanguageVHDLMIT LicenseMIT

No issues in this repository yet.