An attempt at making a 2-way superscalar out-of-order riscv processor for an Arty s25 fpga.
Primary LanguageSystemVerilog
No one’s star this repository yet.