verilog-indeed/sigma_delta_fpga

Various mini-projects to apply Sigma Delta ADC/DAC concepts.

Index

sd_adc_1order

Simple ADC written in VHDL, it requires only one RC filter and a (built-in) LVDS comparator as an analog front-end. It will feature decimation and filtering logic later.