victorlga/mips-pipeline-32bits

5-stage pipeline MIPS CPU. The CPU supports 18 MIPS instructions, including 32 general purpose registers, 32-bit ALU, 32-bit PC, 32-bit data memory, and 32-bit instruction memory.

VHDLMIT