Example used for NIWeek 2016 presentation: TS9756 - Using VHDL Design Principles to Improve LabVIEW FPGA Development
This design is intended to fail compile! It is intentionally overclocked so that Vivado will show the best clock speed that it was able to achieve.