vsdip
Open source developers partner with VSD and @kunalg123 for our approach to build content centric, research oriented flow to build a design and community.
VLSI System DesignOnline
vsdip's Stars
vsdip/vsdflow
VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft their ideas in RTL language, and convert the design to hardware using VSD (RTL-to-GDS) FLOW. VSDFLOW is completely build using OPHW tools, where the user gives input RTL in verilog. From here on the VSDFLOW takes control, RTL is synthesized (using Yosys).