/EECS-470-FinalProject

A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.

Primary LanguageSystemVerilogMIT LicenseMIT

This repository is not active