Master thesis project - Comparing a FM Radio implementation in VHDL versus high-level synthesis (HLS).
Primary LanguageVHDL