/adpll-vhdl

All-Digital Phase-Locked Loops (ADPLL) code in High Speed Integrated Circuit Hardware Description Language (VHDL) for a Field Programmable Gate Array (FPGA). The code is for the Intel/Altera Cyclone V FPGA.

Primary LanguageVHDLGNU General Public License v3.0GPL-3.0

No issues in this repository yet.