Multiplier Accumulator in VHDL
Primary LanguageVHDL
This file implements a pipelined multiplier accumulator (MAC) for a stream of complex numbers.