/loongchip

An implementation of LoongArch32 Reduced architecture using verilog and verilator with 5-stage pipeline, inherited from chiplab.

Primary LanguageVerilogMulan Permissive Software License, Version 2MulanPSL-2.0

Watchers