Geeks
xiaoshou-zheng
/
A-Simple-RISC-Core
用Verilog实现了一个自定义指令集的极简RISC核
Primary Language
Verilog
A-Simple-RISC-Core GitHub
Markdown
Readme
0
Issues
2
Stargazers
2
Watchers
A-Simple-RISC-Core
用Verilog实现了一个自定义指令集的极简RISC核