/Network-on-Chip-Verilog

A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.

Primary LanguageVHDL

No issues in this repository yet.