A multi-core processor using verilog HDL to implement wordcount: a MapReduce application.
xuwenyihust/MapReduce_NoC
A MapReduce framework written in verilog HDL and implemented on a NoC architecture.
VerilogMIT
A MapReduce framework written in verilog HDL and implemented on a NoC architecture.
VerilogMIT