/AES_16bit

Implementing AES on Basys 3 FPGA Board using Verilog.

Primary LanguageVerilog

Stargazers