MIPS-5-Stage-Piplined-CPU This project contains a 5-stage MIPS pipelined CPU with testbench in verilog (behavior). Codes can be run with Xlinx Vivado. Simple arithmetics and memory/register operation instructions are implemented.