The final goal of the labs is to realize the architecture of a MIPS pipeline processor with verilog simulation, which is in lab6.
yevzh/CS2306-ArchLabs
Here are the labs of computer architecture in the spring semester in 2022.
Verilog
Here are the labs of computer architecture in the spring semester in 2022.
Verilog