A very primitive but hopefully self-educational CPU in Verilog
Primary LanguageVerilog
No one’s star this repository yet.