Built an 8-bit Single-cycle Processor (Data and Address are both 8 bits) capable of executing nested procedures, leaf procedures, signed addition, loops, and recursion. We implemented a 4 byte cache for our data memory. Also, we attempted to create a 5 stage pipelined version of the processor.
Programs are stored in the program/ directory. The assembler will prompt the user for the name of the assembly program file and it will output the machine code in a file named "output.bin" which is also stored in the /program directory. The processor verilog code will then read the machine code from "output.bin" and output the time, program counter, instruction, register values, and any written data to standard output. After you have written a program open a terminal in the root directory and run:
make allThis will compile/run the assembler and immediately compile/run the processor. We have two included example programs to demonstrate the capabilities of our processor. The mul.asm program is a recursive multiplication program. The fibonnaci.asm is a non-recursive implementation of the fibonacci series.
- SharmaPatelCavallaro_CompArch_Final.pdf : Documentation of Project, contains all information on processor