Verilog source code for digital synthesizer project.
Primary LanguageVerilog
This repository is not active