Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
Primary LanguageHaskellGNU General Public License v3.0GPL-3.0
No one’s watching this repository yet.