/DOM

Dual-output LUT/gate merging during technology mapping

Primary LanguageC++

DOM

This is a project for dual-output gate merging.

FPGA: dual-output LUT merging

ASIC: dual-output gate merging

FPGA

ASIC