A UART transmitter and receiver written in Verilog
Primary LanguageVerilog
No issues in this repository yet.