/ziposoc

Primary LanguageVerilog

Implementation of a Risc-V soft processor using a ECP5 FPGA (ulx3s board)