MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement
Primary LanguageVerilog