Magic Tower ================= This is a course design of "Digital Logic Design" in Zhejiang University. Write in Verilog, Vivado, for FPGA
