/Single-Cycle-16-Bit-MIPS

Only Does R-Type Instruction of add,sub,and,or And I-Type Instruction of lw,sw

Primary LanguageVerilog

Watchers