Verilog IP that AUDIY originally designed.
Primary LanguageVerilogCERN Open Hardware Licence Version 2 - PermissiveCERN-OHL-P-2.0
Code reviews are welcome!