A serial text terminal written in Verilog for Tang SiPeed Primer FPGA
Primary LanguageVerilog
No issues in this repository yet.