A serial text terminal written in Verilog for Tang SiPeed Primer FPGA
Primary LanguageVerilog
No one’s watching this repository yet.