/MIPS_CPU

MIPS CPU Implementation using VHDL

Primary LanguageVHDL

MIPS_CPU

Built using VHDL in Intel's Altera Quartus Software and ModelSim was used for the Simulation.

The test program takes around 400 Cycles to hit SYSCALL and terminate.