Allow for easy customization of a NoC
Opened this issue · 0 comments
AdDraw commented
Ideally I should be able to configure a NoC without a lot of manual signal mappings etc.
This seems like a far of dream but might be possible through either:
- SystemVerilog
- Using HLS / New HDLs (Chisel, nmigen(https://github.com/amaranth-lang), SpinaHDL)