Generator of synthesizable float point operators in Verilog HDL
Primary LanguageVerilogBSD 3-Clause "New" or "Revised" LicenseBSD-3-Clause
No issues in this repository yet.