/MIPS-CPU

5-stage pipelined 32-bit MIPS CPU, supporting 57 kinds of instructions and 7 kinds of exceptions.

Primary LanguageVerilogMIT LicenseMIT

MIPS-CPU

5-stage pipelined 32-bit MIPS CPU, supporting 57 kinds of instructions and 7 kinds of exceptions.

计算机组成原理课程设计
通过龙芯杯的全部89个测试点