5-stage pipelined 32-bit MIPS CPU, supporting 57 kinds of instructions and 7 kinds of exceptions.
Primary LanguageVerilogMIT LicenseMIT