/BrianHG-DDR3-Controller

DDR3 Controller, 16 read, 16 write ports, configurable widths, priority, auto-burst size & smart cache for each port. Fully documented source code. TestBenches included. [This fork is only a mirror, not for development]

Primary LanguageSystemVerilog

Watchers