/Multi-core-Paillier-Acceleration-System

This work presents the RTL design of a multi-core Paillier acceleration system. It supports four types of acceleration: Paillier encryption, Paillier decryption, homomorphic addition, and homomorphic scalar multiplication.

Primary LanguageSystemVerilog

No issues in this repository yet.