The final project of computer architecture and it is a 5-stage mips CPU implemented by Verilog.
Primary LanguageVerilogGNU General Public License v3.0GPL-3.0