ElegantLin/My-CPU

The final project of computer architecture and it is a 5-stage mips CPU implemented by Verilog.

VerilogGPL-3.0